Abstract-Hardware implementations of spiking neural networks offer promising solutions for a wide set of tasks, ranging from autonomous robotics to brain machine interfaces. We propose a set of programmable hybrid analog/digital neuromorphic circuits than can be used to build compact low-power neural processing systems. In particular, we present both CMOS and hybrid memristor/CMOS synaptic circuits that have programmable synaptic weights and exhibit biologically plausible response properties. For the CMOS circuits, we present experimental results demonstrating that they operate correctly over a wide range input frequencies; for the hybrid memristor/CMOS circuits we present circuit simulation results validating their expected response properties.
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I. INTRODUCTION
Artificial spike-based neural networks offer a promising paradigm for a new generation of brain-inspired computational models. A wide range of theoretical and computational models have already been proposed for both basic neuroscience research [1] , [2] and practical applications [3] , [4] . Neuromorphic Very Large Scale Integration (VLSI) circuits represent an ideal technology for implementing these types of networks using hybrid analog/digital design techniques, and for building devices that have a very high potential in a wide range of applications [5] . In particular, the main advantage of implementing these spiking neural networks in neuromorphic VLSI technology is their compactness and low power consumption which are critical features when implementing a large scale neural architectures [6] .
Synapses are an essential component of spiking neural networks. They represent at the same time the site of memory (as they store the network's synaptic weight values), and play a fundamental role in computation (as they implement crucial temporal and non-linear dynamics). In these networks the synaptic weight is directly associated with the activity of pre-synaptic and post-synaptic neurons [1] . Different types of learning algorithms have been proposed, to update the synaptic weight depending on pre-and post-synaptic activity [7] - [9] . The different learning strategies have a profound effect on the post-synaptic neuron functionality and on the spiking-neural network behavior [10] . Implementing such types of synapses and learning mechanisms in compact electronic systems is crucial, for developing efficient large-scale spiking neural networks and brain-inspired computing technologies.
In this paper we present a set of programmable neuromorphic synapse circuits that have been fabricated using standard Complementary Metal Oxide Semiconductor (CMOS) VLSI process [11] and that can support different weight-update mechanisms and learning strategies. Furthermore we propose novel hybrid synapse circuits that apply the same principles used in the programmable CMOS synapses with nano-scale memristive devices [12] - [15] .
Specifically, we present a set of experimental results measured from the fabricated synapse circuits demonstrating how they can be calibrated to a specific targeted behavior, and show simulation results for hybrid memristor/CMOS devices demonstrating how they would produce results analogous to the ones obtained with conventional CMOS technology.
The paper is organized as follows: Section II briefly describes the architecture of the neuromorphic chip that implements the programmable CMOS synapse circuits. The experimental results measured from the chip synapse circuits, are shown in Section III. Section IV shows the simulated response properties of the hybrid CMOS/memristor synapse circuit. Finally section V is the concluding remarks of this paper.
II. A SPIKING MULTI-NEURON CMOS DEVICE
The photo micro-graph of the chip comprising the programmable CMOS synapse circuits is illustrated in Fig. 1a . The chip implements a spiking neural network of 32 adaptive exponential Integrate-and-Fire (I&F) neuron circuits [16] with dynamic synapse circuits. All analog circuits on the chip have programmable bias parameters that can be set with an on-chip 32-bit temperature-compensated programmable bias generator [17] . In addition there are 32×32 5-bit digital Static Random Access Memory (SRAM) cells with asynchronous interfacing circuits for storing the weight values of the neural network synapses. The weights can be altered by offchip algorithms that implement different types of synaptic plasticity rules, such as Spike-Timing Dependent Plasticity (STDP) [18] - [20] . The updated weights can be then written back on-chip, to the synaptic weight SRAM memory cells, to change the post-synaptic neuron behavior, for solving cognitive tasks like pattern recognition and classification.
The on-chip synapse circuits integrate incoming spikes and produce Excitatory Post Synaptic Currents (EPSCs) with 978-1-4799-0620-8/13/$31.00 ©2013 IEEE amplitudes proportional to their corresponding stored weights. The temporal response properties of the circuit exhibit dynamics that are bio-physically realistic and have biologically plausible time constants [21] . The part of the synapse circuit that produces the slow temporal dynamics is the log-domain Differential Pair Integrator (DPI) filter [22] , [23] , shown in Fig. 1b . By using the DPI in its linear regime it is possible to time-multiplex the contributions from multiple spiking inputs (e.g., via multiple SRAM cells), thus requiring one single integrating element and saving precious silicon real-estate. This time multiplexing scheme, and circuits implemented on the chip of Fig. 1a have been fully characterized in [11] , while the description of the DPI synapse dynamics has been presented in [22] .
Here we characterize the response properties of the synapse circuits as a function of input spike frequency and of programmable weight values, and evaluate their linear characteristics and dynamic range properties.
III. PROGRAMMABLE CMOS SYNAPSE RESPONSE

PROPERTIES
During the experiments carried out in this section we employed one single post-synaptic neuron and one single input synapse. We characterized the response properties of the combined synapse-neuron circuit by sending input spikes to the synapse, and measuring output spikes from the neuron. The synapse circuit integrates input spikes to produce an output current (the synapse EPSC) that has a mean steadystate amplitude which depends on both the input spike train frequency and its synaptic weight. The silicon neuron integrates this current and produces an output spike train with a mean firing rate that is linear with the current [16] (see 2 ). Analogous to software models of biological neurons and synapses, the hardware neuron and synapse circuits have multiple parameters that control the way they function. In order to optimize the use of the neuron and synapse circuits in various applications like computation, brain machine interface, pattern recognition etc., it is necessary to tune their analog bias parameters to a set of specific values that results in the required features and expected behavior of the neuromorphic chip. In Fig. 3 we show how it is possible to optimize the circuit biases for a specific range of pre-synaptic frequencies, so that the combined synapse-neuron circuits respond linearly to their afferent synaptic inputs, for all possible weight values that can be programmed. Under this condition, the neuron is able to show identical (gain=1) or linearly higher (gain>1) or lower (gain<1) post-synaptic output frequency, compared to afferent pre-synaptic input frequency. Here gain is defined as the fraction of post-synaptic to pre-synaptic firing rates in the highest synaptic weight setting (w=31). In Fig. 3a we show the circuit response properties using a set of bias parameters optimized for biologically plausible firing rates. Figure 3b shows analogous results, but with parameters optimized for very high firing rates (e.g., for applications that need to process incoming data quickly, and for neuromorphic systems that do not need to interact with the environment). When there are synaptic inputs with various firing rates, the neuron and synapses should be tuned to act linearly for the whole possible input firing range of frequencies. In the calibration of the bias values in our circuit, the main sets of parameters that were tuned are those related to the five synaptic currents I w0 − I w4 depicted in Fig. 1b . Those parameters were tuned in a way to establish a linear relationship between the 32-state digital synaptic weight values and the neuron post-synaptic firing rates.
IV. HYBRID CMOS/MEMRISTOR SYNAPSE CIRCUIT
Memristors are nano-electronic devices characterized by a variable resistance which changes dynamically as the device is being used [12] , [13] . Unlike active CMOS circuits, memristors can store their internal state without dissipating power. Given their extremely compact size and their extremely lowpower characteristics, memristive devices are ideal elements for implementing neuromorphic synapse circuits [15] . By designing hybrid nano-electronic CMOS circuits it is possible to obtain dense integration of low-power, long-term synaptic weight storage elements interfaced to circuits that emulate detailed synaptic biophysics and implement relevant computational properties of neural systems. Here we propose a novel CMOS/memristor synapse circuit analogous to the one depicted in Fig. 1b , but in which compact low-power memristive devices replace the tunable constant current sources and the programmable synaptic weight digital switches.
The hybrid CMOS/memristor circuit is depicted in Fig. 4 . It shows a possible implementation of an array of N synaptic weight elements with independent inputs, that integrate their input spikes via a shared DPI circuit. The V w bias voltage is common to all synaptic inputs, and sets the maximum current that can be produced by each memristor upon the arrival of an input spike. At each synaptic input, the memristor conductance modulates the current being produced by the synapse very much like conductance changes in real synapses affect the EPSCs they produce. Larger memristor conductances correspond to larger synaptic weights. Figure 5 shows the results of SPICE simulations of the circuit in Fig. 4 . The simulations were done with 180 nm CMOS process models. The V thr bias voltage was set to 0V and the I τ current (implemented by a p-type Metal Oxide Semiconductor Field Effect Transistor (MOSFET)) was set to 80 pA. The data was obtained by simulating only one input memristive branch, and sweeping the memristor impedance from 7 MΩ to 1 MΩ, with the V w voltage bias set to 600 mV. In these simulations we set the memristor in its High-Resistive State (HRS), and assumed we could modulate the value of the resistance to obtain four distinct analog states [24] , [25] . The circuit supports also the operation of the memristor as a binary device working in either state (HRS or Low-Resistive State (LRS)). This bi-stable mode of using the memristor is compatible with biologically plausible learning mechanisms, such as those proposed in [8] , and implemented in [26] . The proposed circuit shows only the elements required for a "nonplastic" operation, in which the synapse is stimulated to produce an EPSC with an amplitude set by the conductance of the memristor, but without necessarily changing the conductance value in the process. Additional circuit elements would be required for learning mechanisms that change the value of the memristor's conductance. These additional circuit elements would be quite compact, as the large part of the learning circuits could be implemented at the Input/Output (I/O) periphery of the synaptic array, for example with pulse-shaping circuits and architectures analogous to the ones described in [27] , or with circuits that check the state of the neuron and of it's recent spiking history, such as those proposed in [23] .
V. CONCLUSIONS
We presented two different hardware implementations of programmable synapse circuits, in CMOS and nano-electronic technologies. In the standard CMOS design, the synaptic weights are stored in digital SRAM circuits, while in the hybrid CMOS/memristor design they are represented by the conductance of the memristor devices. Due to their small size, memristor devices are expected to provide higher density compared to CMOS memory circuits. We showed in this work how existing spiking neural network designs are compatible with hybrid CMOS/memristor designs, by providing both experimental results and circuit simulations. Furthermore, we focused our efforts in designing circuits that are biophysically realistic and can provide biologically plausible time-constants if required. In addition to reproducing the biologically plausible temporal dynamics, both designs have programmable synaptic weights, an important property of biological synapses and a crucial requirement for learning in artificial neural networks. We showed how the proposed neuron-synapse circuits can be tuned to respond appropriately for different ranges of output firing rates, which makes the design usable in different types of applications. This, together with the circuit compactness and low-power consumption features makes the proposed designs suitable candidates for implementing large scale spiking neural networks for realworld applications. More generally, the circuits proposed represent a useful building block for research on learning in hardware spiking neural networks, built using both standard CMOS technologies and more advanced nano-technologies.
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